Global Unichip Corporation Deploys Cadence Clarity 3D Solver


Reading time ( words)

Cadence Design Systems, Inc. has announced that Global Unichip Corporation (GUC) successfully deployed the Cadence® Clarity™ 3D Solver in its simulation workflow to design a complex network switch with hundreds of 112G PAM4 long-reach (LR) lanes. A 5X boost in simulation performance was key to GUC’s success. With proven scalable and high-performance system analysis and interconnect technologies, Cadence is a key enabler for hyperscale computing applications, including cloud data center and optical networking.

The efficiency of the Clarity 3D Solver required no partitioning of the design, thereby eliminating any concern of inaccurate results attributed to a fractured approach. On top of the “no partitioning needed” benefit, the GUC engineers achieved a five-fold speedup compared to legacy tools that relied upon partitioning. The Clarity 3D Solver’s combination of exceptional accuracy, speed and capacity enabled GUC to perform tradeoffs and what-if analysis before tapeout and to optimize the detailed ultra-scale, high-performance flip-chip BGA (HFCBGA) package design for peak performance at the lowest cost.

Furthermore, GUC streamlined its design process by utilizing the comprehensive Cadence IC Packaging design and analysis solution, including the Cadence Allegro® Package Designer Plus for implementation, Clarity 3D Solver for interconnect modeling, and Sigrity™ SystemSI™ technology to evaluate the 112G signal quality. The comprehensive solution embraced the integrated single-vendor workflow from Cadence that accelerates design turnaround time, enabling multiple optimization iterations while meeting all project milestones.

“As an ASIC design leader, delivering advanced designs to our customers in a timely manner is critical,” said Igor Elkanovich, CTO of GUC. “Enhanced performance for 3D finite-element method interconnect modeling was a key requirement for a successful collaboration. The Cadence Clarity 3D Solver delivered high-performance computational 3D full-wave modeling with gold-standard accuracy, enabling us to achieve optimized signal and power integrity along with a faster path to design closure. With a complete Cadence flow for design, analysis and signoff, we completed the design of a complex networking application for our customer.”

“Exciting new technology such as Clarity 3D Solver, Celsius™ Thermal Solver, and Sigrity X are foundational to Cadence cross-domain, multiphysics solutions addressing EM, thermal and SI/PI for today’s electronic systems. Customer response has been tremendous to the unprecedented performance, capacity, scalability and accuracy of the Clarity 3D Solver performing true 3D simulations of complete systems including interposer, package, and PCB,” said Ben Gu, vice president of multiphysics system analysis in the Custom IC & PCB Group at Cadence. “GUC is continuing its design engineering excellence through design of this next-generation data center switch, for which Cadence Allegro, Clarity and Sigrity technologies played a significant role in the design, analysis and signoff of hundreds of 112G LR lanes.”

The Clarity 3D Solver supports Cadence’s Intelligent System Design™ strategy, which enables customers to accelerate system innovation. For more information on the Clarity 3D Solver, please visit www.cadence.com/go/clarityhyperscale.

About Cadence

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications, including consumer, hyperscale computing, 5G communications, automotive, mobile, aerospace, industrial and healthcare. For seven years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

Share

Print


Suggested Items

Why We Simulate

04/29/2021 | Bill Hargin, Z-zero
When Bill Hargin was cutting his teeth in high-speed PCB design some 25 years ago, speeds were slow, layer counts were low, dielectric constants and loss tangents were high, design margins were wide, copper roughness didn’t matter, and glass-weave styles didn’t matter. Dielectrics were called “FR-4” and their properties didn’t matter much. A fast PCI bus operated at just 66 MHz. Times have certainly changed.

Bridging the Simulation Tool Divide

04/12/2021 | I-Connect007 Editorial Team
Todd Westerhoff of Siemens EDA recently spoke with the I-Connect007 Editorial Team about the divide between users of high-powered enterprise simulation tools and those who need a more practical tool for everyday use, and how Siemens is working to bridge the gap. Todd also shared his views on why so many engineers do not use simulation, as well as advice for engineers just getting started with simulation tools.

Barry Olney’s High-Speed Simulation Primer

04/09/2021 | I-Connect007 Editorial Team
The I-Connect007 editorial team recently spoke with Barry Olney of iCD about simulation. Barry, a columnist for Design007 Magazine, explains why simulation tools can have such a steep learning curve, and why many design engineers are still not using simulation on complex high-speed designs.



Copyright © 2021 I-Connect007. All rights reserved.