Northrop Grumman Selected to Build Tranche 2 Transport Layer-Beta Data Transport Satellites
August 22, 2023 | Northrop GrummanEstimated reading time: 1 minute
Northrop Grumman Corporation has been selected by the Space Development Agency (SDA) to design and build 36 data transport satellites, the first space vehicles in the latest generation of its low-Earth orbit Proliferated Warfighter Space Architecture (PWSA). The team will now update the company’s Tranche 1 design to add new broadcast and tactical communications capabilities to PWSA.
The satellites will integrate with, and expand the PWSA mesh network, utilizing high-data-capacity optical crosslinks to deliver accessible, near-real time communications to U.S. warfighters and defensive platforms operating around the globe. The design for this latest iteration, known as Tranche 2 Transport Layer Beta (T2TL Beta), builds on the 42 Tranche 1 Transport Layer (T1TL) and 14 Tranche 1 Tracking Layer (T1TRK) satellites that SDA previously announced it had awarded Northrop Grumman. The T2TL Beta space vehicles add new broadcast and tactical waveforms improving the capabilities of the overall PWSA.
“Creating a low-Earth orbit communications architecture that meets the needs of the warfighter is complex,” said Blake Bullock, vice president, communication systems, Northrop Grumman. “With Northrop Grumman's extensive military satellite communication experience and deep mission understanding, we are helping SDA make its vision a reality.”
Northrop Grumman announced in April it had completed critical design review on its T1TL design in just over a year and in May completed optical interoperability testing. The company is on track to launch its first plane of 21 space vehicles in Q4 2024.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.