IPC Standards Committee Reports – Packaged Electronic Components, Flex Circuits, High Speed/High Frequency, Rigid Printed Boards
December 7, 2015 | IPCEstimated reading time: 4 minutes
Packaged Electronic Components
The B-11 3-D Electronic Packages Subcommittee continued work on IPC-7091, Design and Assembly Process Implementation of 3-D Components. There has been significant interest in this standard from both the military and commercial markets, and the subcommittee is ensuring groups doing similar work are included in the efforts for IPC-7091.
Flexible Circuits
The D-11 Flexible Circuits Design Subcommittee met to advance the Working Draft to IPC-2223D, Sectional Design Standard for Flexible Printed Boards. The group reviewed and approved new drawings depicting flexible cross-sectional construction examples and unbonded flex cross-sectional constructions for rigid-flex designs. The group also reviewed new content addressing the factors that affect impedance and capacitance control for flex and rigid-flex printed board applications so as to mitigate signal integrity issues.
The D-12 Flexible Circuits Performance Subcommittee met to advance the Working Draft to IPC-6013D, Qualification and Performance Specification for Flexible Printed Boards. The group also reviewed a cross-sectional illustrations that address voiding or delamination in the transition zone between flexible material and rigid material. The group also reviewed examples of anomalies in flexible printed board assemblies (e.g. kinks in the ribbon cable following assembly operations) and agreed to submit recommendations to the IPC 7-31b task group for addressing these issues in a future revision to IPC-A-610, Acceptability of Electronic Assemblies.
The D-13 Flexible Circuits Base Materials Subcommittee began review and updating of IPC-4202A to ultimately revise it to B revision.
The D-15 Flexible Circuits Test Methods Subcommittee began to review all flexible circuits test methods for relevance to all materials, printed boards and design standards. Most if not all test methods that apply to old flexible circuits (those that begin with “FC” are likely to be obsolete and will likely be archived.
Page 1 of 3
Suggested Items
Elevating PCB Design Engineering With IPC Programs
04/24/2024 | Cory Blaylock, IPCIn a monumental stride for the electronics manufacturing industry, IPC has successfully championed the recognition of the PCB Design Engineer as an official occupation by the U.S. Department of Labor (DOL). This pivotal achievement not only underscores the critical role of PCB design engineers within the technology landscape, but also marks the beginning of a transformative journey toward nurturing a robust, skilled workforce ready to propel our industry into the future.
IPC Design Competition Champion Crowned at IPC APEX EXPO 2024
04/24/2024 | IPCAt IPC APEX EXPO 2024 in Anaheim, California, five competitors squared off to determine who was the best of the best at PCB design.
Altus Group Helps BitBox Unlock Productivity and Efficiency Gains with New Reflow Oven
04/22/2024 | Altus GroupAltus Group, a leading provider of capital equipment, has recently assisted BitBox, a UK-based electronics design, engineering and manufacturing company in upgrading its operations with the implementation of a new reflow oven from Heller Industries.
Real Time with... IPC APEX EXPO 2024: Exploring IPC's PCB Design Courses with Kris Moyer
04/18/2024 | Real Time with...IPC APEX EXPOGuest Editor Kelly Dack and IPC instructor Kris Moyer discuss IPC's PCB design training and education offerings. They delve into course topics such as design fundamentals, mil/aero, rigid-flex, RF design, and advanced design concepts. They also highlight material selection for high-speed design, thermal management, and dissipation techniques. The interview wraps up with details about how to access these courses online.
Cadence Unveils Palladium Z3 and Protium X3 Systems
04/18/2024 | Cadence Design SystemsThe Palladium Z3 and Protium X3 systems offer increased capacity, and scale from job sizes of 16 million gates up to 48 billion gates, so the largest SoCs can be tested as a whole rather than just partial models, ensuring proper functionality and performance.