Intel Joins DARPA’s Space-BACN to Accelerate Inter-Satellite Communications

Reading time ( words)

The U.S. Defense Advanced Research Projects Agency (DARPA) has selected Intel for Phase 1 of the Space-Based Adaptive Communications Node (Space-BACN) program, which aims to create a low-cost, reconfigurable optical communications terminal that will translate information between diverse satellite constellations. A Space-BACN satellite terminal will enable communications between satellite constellations, enabling data to be sent anywhere around the planet at the speed of light.

“Intel’s vision is to create world-changing technology that improves the life of every person on the planet. This program helps us to deliver on that vision by enabling global connectivity from space to anywhere across the planet – enabling broadband services and the IoT where not just every person but everything is connected,” says Sergey Shumarayev, Intel senior principal engineer and principal investigator in the Programmable Solutions CTO Group

DARPA is planning for a future where tens of thousands of satellites from multiple private sector organizations deliver broadband services from low earth orbit (LEO). The goal of Space-BACN is to create an “internet” of satellites, enabling seamless communication between military/government and commercial/civil satellite constellations.

The program will facilitate collaboration among partners to ensure that the terminal being designed is reconfigurable to provide interoperability among the participating constellation providers.

There are three technical areas in the program.

DARPA selected Intel for Technical Area 2 (TA2) along with II-VI Aerospace and Defense and Arizona State University to design a reconfigurable optical modem that will support both current and new communication standards and protocols to enable interoperability among satellite constellations.

Technical Area 1 (TA1) focuses on the development of an optical aperture or “head,” which is responsible for pointing acquisition and tracking, as well as the optical transmit and receive functions. DARPA has selected the following organizations for this technical area: CACI Inc., MBRYONICS and Mynaric.

TA1 will interface to TA2 using single-mode optical fiber.

In Technical Area 3 (TA3), DARPA selected constellation providers – Space Exploration Technologies (SpaceX), Telesat, SpaceLink, Viasat and Kuiper Government Solutions (KGS) LLC (an Amazon subsidiary) – to identify critical command and control elements required to support cross-constellation optical intersatellite link communications and develop the schema necessary to interface between Space-BACN and commercial partner constellations.

Intel is developing its optical modem solution by bringing together experts from its field programmable gate array (FPGA) product group, packaging technologists from its Assembly Test Technology Development (ATTD) division and researchers from Intel Labs.

Based on its leading-edge low-power Intel® Agilex™ FPGA, Intel will also design three new chiplets that will be integrated using Intel’s embedded multi-die interconnect bridge (EMIB) and advanced interface bus (AIB) packaging technologies into a single multi-chip package (MCP) that includes:

  • A DSP/FEC chiplet on Intel 3, the most advanced digital node, that enables low-power, high-speed digital signal processing.
  • A data converter/TIA/driver chiplet on Intel 16, which provides the best-in-class FinFET RF signal processing for integration of high-speed data converters, TIAs and drivers.
  • A PIC chiplet based on Tower Semiconductor photonic technologies that offers low-loss waveguides and options, such as V-groove, enabling automated high-volume fiber coupling integration and assembly.

Intel has commenced Phase 1 of the program where it will design each of the above chiplets and work with the other performers to fully define the interfaces between the system components in each of the other technical areas. Phase 1 will last 14 months and conclude with a preliminary design review.

At the completion of Phase 1, selected performers in the first two technical areas will participate in an 18-month Phase 2 to develop engineering design units of the optical terminal components, while performers in the third technical area will continue to evolve the schema to function in more challenging and dynamic scenarios.


Suggested Items

Designing Through Supply Chain Pain

09/13/2022 | Chris Young, Young Engineering Services
Engineers are accustomed to the demanding challenges of designing for miniaturization, cost reduction, cross platform compatibility, and harsh environments. What has proven to be the most painful experience of my career (and for many of my colleagues) is the sheer lack of components from which to build our designs. Development cycles—commercial, industrial, medical, avionics—have been severely impacted, from large enterprise corporations to small design/integration companies. Awareness of the situation is the first step to understanding the underlying problems faced by today’s design engineers industry wide. Here are a few of the situations I have faced in the last year alone.

Excerpt Chapter 5: 'The Printed Circuit Designer’s Guide to... Thermal Management with Insulated Metal Substrates, Vol. 2'

08/09/2022 | Didier Mauve and Robert Art, Ventec
Chapter 5 of the 2nd Volume from The Printed Circuit Designer's Guide to... Thermal Managment with Insulated Metal Substrates provides examples of thermally enhanced prepregs and cores now available in the market with the versatility to solve a wide variety of challenges. Included in this chapter you will find examples of simple designs and more complex hybrid assemblies that combine multilayer and single-layer areas on the same board.

Copyright © 2023 I-Connect007 | IPC Publishing Group Inc. All rights reserved.