L3Harris Technologies Clears Design Review for Satellite Navigation Program
August 3, 2020 | Business WireEstimated reading time: 1 minute
L3Harris Technologies is on track to begin building the U.S. Air Force’s first Navigation Technology Satellite-3 (NTS-3) after completing the program’s critical design review.
L3Harris will integrate the program’s experimental payload with an ESPAStar Platform, planned for launch in 2022. The system is designed to augment space-based position, navigation and timing capabilities for warfighters.
The NTS-3 payload features a modular design and can adapt to support various mission needs. The experiment will demonstrate capabilities that can be accomplished through a stand-alone satellite constellation or as a hosted payload.
“Collaboration with our customers has enabled us to move rapidly through important milestones to design this experimental satellite,” said Ed Zoiss, President, Space and Airborne Systems, L3Harris. “Our goal is to deliver new signals to support rapidly evolving warfighter missions.”
Less than a year after award, the company cleared the first development hurdle in half the time similar satellite programs take. The Space Enterprise Consortium selected L3Harris for the $84 million contract in 2018 as the prime system integrator to design, develop, integrate and test NTS-3. L3Harris is combining experimental antennas, flexible and secure signals, increased automation, and use of commercial command and control assets.
Designated as one of the Air Force’s first vanguard programs, NTS-3 will examine ways to improve the resiliency of the military’s positioning, navigation and timing capabilities. It will also develop key technologies relevant to the Global Positioning System (GPS) constellation, with the opportunity for insertion of these technologies into the GPS IIIF program. The program is a collaboration with the Air Force Research Laboratory, Space and Missile Systems Center, U.S. Space Force, and Air Force Lifecycle Management Center.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.