Synopsys Broadens Collaboration with EPFL
July 6, 2020 | PR NewswireEstimated reading time: 1 minute
Synopsys, Inc. announced it has broadened its ongoing academic collaboration by entering into an agreement to license novel digital synthesis technologies from EPFL, the Swiss Federal Institute of Technology in Lausanne, Switzerland.
Over the past two years, Synopsys has been working in partnership with the University of Rochester and Yokohama National University developing a complete digital circuit design flow for Superconducting Electronics (SCE). This work is being conducted under IARPA's SuperTools project, a multi-year research effort that aims to create a SCE circuit design flow by developing a comprehensive set of Electronic Design Automation (EDA), and Technology Computer Aided Design (TCAD) tools to enable the analysis and design of SCE circuits with Very-Large-Scale Integration (VLSI).
EPFL's Integrated Systems Laboratory (LSI) has developed a method that may reduce the power requirement of electronic chips by mapping out their logic flows in a novel way. By deploying a different set of logic functions for the gates on the potentially billions of transistors found in modern electronic circuits, this system may shorten the circuits' calculation steps. This shortening may enable chip designers to make their chips faster or more energy efficient. EPFL's LSI is applying these methods in ongoing research on SCE conducted under NSF's SuperCool project.
Traditionally, four basic logic functions (and-or-not-mux) have been used to realize electronic circuits. But, EPFL's LSI group set out to produce optimized digital circuits by radically changing the software that generates logic diagrams involving majority functions. Initial studies indicated that the new approach could reduce the number of logic steps needed to execute a given task. Later experiments confirmed that these optimizations were able to reduce the number of logic levels by 18% on average. Engineers can exploit the reduction in logic levels to create faster or less power-hungry chips.
The SCE tools will allow engineers to design complex, high-speed digital circuits with much lower power requirements than available in today's semiconductor technologies. Advanced EDA and TCAD tools have been at the center of the semiconductor revolution and made possible the design and manufacture of today's highly sophisticated electronic systems. The SuperTools project endeavors to apply the experiences and learnings from semiconductors to superconducting electronics, offering the possibility of faster circuits with substantially lower power requirements.
Suggested Items
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.
Elevating PCB Design Engineering With IPC Programs
04/24/2024 | Cory Blaylock, IPCIn a monumental stride for the electronics manufacturing industry, IPC has successfully championed the recognition of the PCB Design Engineer as an official occupation by the U.S. Department of Labor (DOL). This pivotal achievement not only underscores the critical role of PCB design engineers within the technology landscape, but also marks the beginning of a transformative journey toward nurturing a robust, skilled workforce ready to propel our industry into the future.