NASA Technology Managers Visit TopLine at Space Tech Expo


Reading time ( words)

Members of the NASA Technology Licensing and Commercialization Team visited the TopLine exhibit at the recent 2018 Space Tech Expo show in Pasadena, California, USA, where they awarded a NASA lapel pin to TopLine CEO Martin Hart in appreciation of TopLine’s efforts to develop a business model around PID (Particle Impact Damper) technology. PID cancels random vibrations in PCB printed circuit board assemblies, reducing the potential for damage in harsh environments and is especially suited to applications in the mil-aero defense industry.

TopLine’s innovative PID vibration cancellation particle damping technology was originally developed by NASA, which entered into a License Transfer agreement in 2016 with TopLine to manufacture and commercialize the PID patent. TopLine’s PID were invented at NASA’s Marshall Space Flight Center.

“PID is a COTS commercially-available standard solution, suitable for retrofitting and hardening heritage hardware in the field,” states Martin Hart. “After hardening, old hardware is ready for new missions in new operating environments.” The PID surface mounts onto the PC Board. Inside the PID is a payload of freely-moving tungsten balls that move in the opposite direction to the board. This counter motion pulls back the bending of the board and attenuates vibrational energy. PID technology operates over a full range of temperatures without de-rating. PIDs can be attached like ordinary components. Readers are encouraged to visit a new web site showing a two-minute YouTube video how the PID works. Please click here.

About TopLine

TopLine manufactures a wide range of daisy chain semiconductor packages for process development, experimentation, machine evaluation, solder training, and SMT assembly practice. TopLine products provide hands-on learning for engineers. 

Share

Print


Suggested Items

Advancement of SPI Tools to Support Industry 4.0 and Package Scaling

08/06/2019 | A. Prasad, L. Pymento, S.R. Aravamudhan, and C. Periasamy, Intel Corp.
This paper evaluates the current state of inline SPI tools from multiple vendors for solder paste measurement accuracy and capability. It discusses a measurement capability analysis that was carried out against a golden metrology tool across a range of volume deposits, and highlights the results from the study.

Practical Implementation of Assembly Processes for Low Melting Point Solder Pastes (Part 2)

07/24/2019 | Adam Murling, Miloš Lazić, and Don Wood, Indium Corporation; and Martin Anselm, Rochester Institute of Technology
In the last three to five years, there has been a resurgence of interest in the use of low melting point alloys for SMT applications. Typically, the compositions are around the eutectic bismuth-tin alloy, perhaps with additions of other elements to increase the robustness of certain alloy properties. Now, there are several new products on the market and numerous ongoing reliability projects in industry consortia.

The Four Things You Need to Know About Test

07/24/2019 | Neil Sharp, JJS Manufacturing
The electronics manufacturing process can often be extremely complex, and the costs associated with product recalls can be astronomical. A robust approach to test is key to ensuring the quality of your product and the satisfaction of your end user.



Copyright © 2019 I-Connect007. All rights reserved.