aveni Extends Copper Interconnects to 5nm and Below


Reading time ( words)

aveni S.A. announced it has obtained results that strongly support the continued use of copper in the back end of line (BEOL) for advanced interconnects, at and beyond the 5nm technology node.

“In this 20th-anniversary year of copper integration, our results validate the comments made by IBM Research Fellow Dan Edelstein in his keynote presentation at the recent IEEE Nanotechnology Symposium, discussing that copper integration is here to stay,” noted Bruno Morel, aveni CEO.

As devices inevitably continue to shrink to meet (and create) market demand, designers are exploring alternative integration schemes, not only for the front end of line, but also the BEOL. This includes, most notably, replacing the copper in dual-damascene interconnects, to compensate for the increased resistance-capacitance (RC) delay that accompanies the thinner copper wires and adversely affects device speed. Proposed replacement options for copper are cobalt, the most likely candidate, or more exotic materials like ruthenium, graphene or carbon nanotubes.

Advanced dual-damascene structures employ an atomic layer deposition tantalum nitride (TaN) copper diffusion barrier, a thin chemical vapor deposition (CVD) cobalt liner, and the electroplated copper fill layer, which makes up most of the wiring. Earlier generations (≥7nm node) also use a physical vapor deposition (PVD) copper seed layer between the cobalt and copper fill, but advanced devices are phasing out this film due to marginal seed coverage and integration hurdles.

Of particular interest is the thin TaN barrier, which prevents copper from diffusing into and poisoning the device. The integrity of the thin cobalt liner (on top of TaN) is critical to ensuring that the barrier functions properly. The reduced thickness of cobalt liners for the 5nm technology node is approaching 3nm, reducing process flexibility for conventional approaches to copper plating.

In a recent study, aveni compared its Sao™ alkaline-based copper electroplating chemistry performance with a conventional, commercially available acidic copper plating chemistry. The samples to be plated were 3nm CVD cobalt over TaN. The study results showed that the acidic copper chemistry attacked the cobalt liner, causing the plating chemistry to react with the underlying TaN film and form tantalum oxide (TaOx). TaOx formation is another failure mode of devices, because it creates an effective open circuit that prevents current flow.

With aveni’s Sao chemistry, the cobalt remained intact and TaOx was not formed, which enables the extension of copper interconnects to process nodes at 5nm and below.

Frédéric Raynal, chief technical officer at aveni, commented, “We were extremely excited about these results, because they substantiate our position that Sao alkaline-based chemistry for copper electroplating is superior to acidic chemistries, especially with the thinner cobalt liners used in advanced nodes.”

aveni will publish the complete findings in a report in early 2018.

About aveni S.A.

aveni is the leading developer and supplier of Electrografting™ chemistries and processes for the semiconductor and electronics industry. Headquartered in Massy, France, the company has a worldwide reputation for providing transformative chemistries and processes, coupled with the technology transfer capability to enable smooth transitions of its solutions into production. For more information, click here.

Share


Suggested Items

Atotech Brings World-Class AHDI to the U.S.

12/06/2018 | I-Connect007 Editorial Team
During our walk-through of the GreenSource Fabrication facility with VP Alex Stepinski, he started the conversation on surface preparation and plating by saying, “We have Atotech horizontal production technology in place here. We’ve been running Atotech turnkey solutions for a while.

Substrates for Advanced PCB Technologies: What Will the Future Hold?

11/06/2018 | Pete Starkey, I-Connect007
The UK chapter of the global IMAPS community of electronics and microelectronic packaging engineers shared a wealth of knowledge and wisdom about PCB substrate technology trends, developments, and future requirements in a webinar on the first of November.

Copper Pillar Plating Systems: High Speed, Low Heat

11/01/2018 | E. Walch, DJ., C. Rietmann, Ph.D., and A. Angstenberger, Ph.D.
The industry is seeing ever-more stringent requirements of interconnect technologies (ICT) from die through final assembly, in particular digital and analog high frequencies, undistorted signal propagation and efficient heat propagation are concerned.



Copyright © 2018 I-Connect007. All rights reserved.