Vertical Conductive Structures–a New Dimension in High-Density Printed Circuit Interconnect

Reading time ( words)

From our previous conversations, I knew that Joan Tourné was working on a novel high-density interconnection concept. Having eagerly awaited the chance to discuss the technology in detail, I was delighted when he contacted me to confirm that his IP had been secured and that he could now talk openly about VeCS, the Vertical Conductive Structure designed to provide a cost-effective alternative for complex fan-out from fine-pitch grid array components.

Knowing Tourné’s long-term background in high-end PCB technology, from his many years as technical director at Mommers Print Service in the Netherlands, and subsequently as advanced technology and business director with Viasystems, I was curious to learn about his latest enterprise.

Starkey: Joan, it’s great to speak with you again. Tell me a little about NextGIn Technology BV.

Tourné: Yes, Pete, good to see you. NextGIn is a fabless shop based in the Netherlands, with extensive experience in the design and manufacture of high-end circuitry and a “make it happen” mentality. We are developing interconnect solutions for our partners in the semiconductor packaging and printed circuit board industries who need to advance their product performance or to cost-reduce their product. Presently we are working with a small group of selected OEMs in datacom, telecom and data processing markets to design and test our VeCS technology.

Starkey: What was the rationale behind the development of VeCS and what is the need for an alternative PCB concept?

Tourné: The big limitation of established HDI technologies is the density of vertical interconnections that can be achieved without going through many stages of sequential build-up. Grid array packages are driving PCB complexity, and PCB manufacturing technology is lagging. Through-hole techniques take up too much space, and we have got to the stage where holes cannot be placed closer together. Sequential build-ups are an expensive solution, and as the build-up construction gets more complex, the yield goes down. The challenge of routing conductors under fine-pitch grid arrays becomes increasingly difficult and is effectively a constraint on package development. And power distribution into the core of the package becomes difficult and expensive.

Starkey: So how does your “vertical conductive structures” concept overcome these limitations?

VeCSFig1.jpgTourné: Not only can we achieve higher interconnection density by packing more vertical connections in a smaller space, at the same time we can increase conductor routing channel density under grid array components. And we can do this without reducing line widths or spacings, so we can maintain high transmission line speed and enhance signal integrity by better signal-to-plane reference and higher current-carrying capacity in and out of the grid array. And because we don’t need to use sequential build-up technology, we reduce cost.

Starkey: That sounds very impressive. What are the key characteristics?

VeCSFig2.jpgTourné: VeCS is based on special formed cavities that can connect to multiple internal layers using less space than vias or microvias, leaving more room for conductor routing under area array components like BGAs. For example, a 0.65 mm pitch BGA can be successfully routed with VeCS, whereas a fan-out would not be possible with traditional vias. And VeCS causes much less disruption to ground and power planes and reference layers, which with traditional via technology would be reduced to a few small slivers of copper under the BGA. At the moment, we have test vehicles in manufacturing with a 0.4 mm pitch using single lamination processes.

Starkey: From the PCB fabricator’s point of view,  does VeCS technology require substantial capital investment or significantly different process chemistry?

Tourné: No, to both parts of the question. No direct new capital equipment is required, and the technology is well within the established capability of any high-end board shop after appropriate training and licensing.

Starkey: So how do you form these cavities?

Tourné: There are several options, but let me describe a very basic example: Drill a row of holes, in the diameter range 0.1 mm to 0.5 mm, close together and separated by narrow webs of material. Remove these webs of material by drilling, routing or laser cutting, preferably on the same machine to achieve best registration. Once the structure has been formed, use standard PCB processes to clean, metallise and plate-up, then image and etch the surface conductor pattern. Finally, selectively remove copper from the plated cavity by drilling, to leave vertical copper traces where conductors are required. Perhaps a schematic diagram would help you to visualize the result (Figure 1).

Starkey: So how does this compare with conventional through-hole interconnection?

Tourné: The hole is replaced by a vertical trace or half-cylinder. The vertical trace is preferred for signal integrity performance. The structure can be filled and overplated depending on the application. More vertical connections can be created for a given surface area and, for impedance control, signal and ground conductors can be designed to face each other across the cavity.

Another benefit is that there is no CAF path between vertical traces.

Starkey: You mentioned cost savings. How do costs compare with conventional constructions and where are the savings made?

Tourné: The cost reduction is realised by making more efficient use of the conductor routing space and therefore reducing the layer count of the board. We offer design analysis service to demonstrate how VeCS can reduce cost in your product. With the use of more expensive materials, the reduction in the BOM cost is becoming significant. In various analyses conducted last year, we have demonstrated cost reductions in the range of 15% to 40%. In future articles, we can present cases of the cost reduction analysis.

Starkey: How far down the road are you with VeCS technology?

Tourné: We’ve progressed a long way since demonstrating the initial proof of concept, and we continue to work closely with leading OEMs and fabricators. One manufacturing example is a 12-layer test board, 2.2 mm thick, on MEGTRON6, with 0.5 mm, 0.75 mm, 0.8 mm and 1.0 mm BGAs routed on the same panel. We have subjected samples of this construction to six reflow cycles at 288°C, and found no evidence of interconnection failure. Results after six solder shocks at 288°C were similar (Figure 2). And we have taken daisy-chain test panels through multiple reflow cycles followed by thermal cycling to failure, with results comparable with through-hole examples. Regarding impedance control and signal integrity, I can show you some remarkably good TDR traces from the area under the BGA.

Starkey: What about design? Do any of the major CAD vendors offer the capability to generate designs based on VeCS technology?

VeCSFig3.jpgTourné: At the moment, we have two CAD software houses working on the technology and they have demonstrated capability already.

They have seen the advantage of the technology and continue exploring VeCS technology. We have also developed workarounds in some of the CAD systems, as shown in Figure 4. There is still some manual work, but we can demonstrate the technology and gain advantage of the VeCS benefits. We can also train and qualify your preferred PCB suppliers, and offer training to the OEM under a license agreement.

Starkey: Joan, I am very grateful for your time in introducing me to what I could confidently describe as a potentially disruptive PCB technology.

VeCSFig4.jpgTourné: Thanks for your interest, Pete. But I have only given you a glimpse of what this technology has to offer. I hope you have gained an understanding of the fundamental principles of what we can achieve. There is so much more I could explain about practical aspects, application opportunities and the VeCS technology roadmap. I would be delighted to prepare a series of detailed articles if you believe they would appeal to the designers and fabricators among your readers.

Starkey: That’s a splendid offer, Joan, and well worth pursuing. Many thanks, again.

Editor's Note: This interview originally appeared in the February 2017 issue of The PCB Magazine, click here.


Suggested Items

Book Recommendation: The Excellence Dividend—Meeting the Tech Tide with Work That Wows and Jobs That Last

07/16/2018 | Dan Beaulieu
If you wait for a Tom Peters book the way some people (myself included) wait for a new Stephen King novel, then you’re in luck because Tom finally has a new book and it’s a winner. This book covers a myriad of topics in pure Tom Peters fashion. Who but Peters could bring good old meat and potatoes common sense logic to this fast-moving new world order of social media and techno faux-communications?

EIPC 50th Anniversary Conference Day 1: The Past, the Present and the Future, Pt. 2

07/04/2018 | Pete Starkey, I-Connect007
Part 2 of I-Connect007 Technical Editor Pete Starkey's article on the recent EIPC 50th Anniversary Conference in Dusseldorf, Germany, continues with recap of technical presentations by Emma Hudson, Shannon Juan, Alex Ippich, and Russell Morgan. Read on.

PCB Material Toolbox for Today’s 3G and 4G Networks and Future High-Speed Needs in 5G

06/27/2018 | Stig Källman, ERICSSON with Happy Holden, I-CONNECT007
The material toolbox idea first came up when I saw the IPC appendix list for standard 1-ply stack-ups. The idea is to make a very simple bill of materials, specifications and notes, and possibly use the same prepreg/resin in the laminate and in the core.

Copyright © 2018 I-Connect007. All rights reserved.