-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueBox Build
One trend is to add box build and final assembly to your product offering. In this issue, we explore the opportunities and risks of adding system assembly to your service portfolio.
IPC APEX EXPO 2024 Pre-show
This month’s issue devotes its pages to a comprehensive preview of the IPC APEX EXPO 2024 event. Whether your role is technical or business, if you're new-to-the-industry or seasoned veteran, you'll find value throughout this program.
Boost Your Sales
Every part of your business can be evaluated as a process, including your sales funnel. Optimizing your selling process requires a coordinated effort between marketing and sales. In this issue, industry experts in marketing and sales offer their best advice on how to boost your sales efforts.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - smt007 Magazine
Colonial Assembly and Design Earns IPC J-STD-001 and IPC-A-610 QML
January 19, 2017 | IPCEstimated reading time: 1 minute
IPC's Validation Services Program has awarded an IPC J-STD-001 and IPC-A-610 Qualified Manufacturers Listing (QML), meeting Class 3 requirements, to Colonial Assembly and Design LLC, a wholly owned subsidiary of Zentech Manufacturing. Following an initial audit by IPC, Colonial Assembly and Design joins Zentech as one of the less than 10 U.S. trusted sources and suppliers meeting the stringent requirements of the Qualified Manufacturing Listing based on two of IPC's foremost standards: IPC J-STD-001, Requirements for Soldered Electrical and Electronic Assemblies; and IPC-A-610, Acceptability of Electronic Assemblies.
"I am very proud of the team at Colonial Assembly and Design (CA&D) and their accomplishment in attaining this certification. Knowing first-hand the length and comprehensiveness of the IPC Validation Services audit gives assurances to our customers that CA&D, can meet the highest workmanship standards in the industry," said Matt Turpin, president and CEO of Colonial Assembly and Design and Zentech Manufactruring Inc.
IPC's Validations Services QPL/QML Program was developed to promote supply chain verification. It also provides auditing and certification of electronics companies' products, and identifies processes which conform to IPC standards.
"Different from other audit programs, IPC's Validation Services Programs uniquely provides technical and in-depth assessments of products and processes in accordance with IPC standards," said Randy Cherry, IPC director of Validation Services. "We are pleased to recognize Colonial Assembly and Design, LLC for becoming a member of IPC's network of trusted QML suppliers."
For more information about IPC's Validation Services QPL/QML Program, click here or contact Randy Cherry at RandyCherry@ipc.org or +1 847-597-2806.
Suggested Items
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.