OKI IDS Adopts Siemens Catapult High-Level Synthesis Platform for Design and Verification Services
July 4, 2023 | SiemensEstimated reading time: 2 minutes
Siemens Digital Industries Software announces that OKI IDS Co., Ltd. has adopted Siemens Catapult™ software for High-Level Synthesis (HLS) and High-Level Verification (HLV) in their design and verification services.
OKI IDS provides advanced design services in the fields of information and telecommunications, medical electronics, and automated driving support. The company's challenge with the conventional HLS flow was that it was difficult to efficiently verify the equivalence of high-level models and algorithm models using C/C++ and register transfer level (RTL) code after HLS through simulation.
Incorporating the HLS and HLV flows within Catapult allows the OKI IDS design and verification services to automatically convert a testbench that verifies high-level models and algorithm models using C/C++ for HLS into a testbench for RTL functional verification, and to verify RTL functions on a testbench equivalent to the high-level models. This enables RTL functional verification with a testbench equivalent to the high-level model. Thus, development of a new testbench for RTL functional verification after high-level synthesis is no longer necessary. In addition, the verification of high-level code and algorithms using C/C++ as executable specifications can now be utilized for RTL functional verification, enabling a significant improvement in design quality.
“With the adoption of Catapult, the industry's only integrated high-level synthesis and verification environment, we can now thoroughly verify the executable specification in C/C++ code provided by our customers and achieve RTL function verification with an equivalent test bench after high-level synthesis," said Yasuo Yamamoto, executive officer, Business Division for OKI IDS. “This allows us to objectively demonstrate any issues in the specifications or show that our design artifacts meet the customer's specifications. By resolving issues during the high-level design phase through high-level verification, we are able to improve the quality of results (QoR) for high-level design and significantly improve efficiency in RTL function verification, which we estimate may result in a reduction in delivery time of more than 20%.”
The Catapult HLS and HLV platform provides industry-leading advanced high-level verification capabilities, including formal verification apps and features such as SCVerify that automatically converts high-level model verification environments in C/C++ to RTL verification environments as well as the design checker capabilities in Catapult, which perform syntax checking on C/C++ code for HLS. These features offer unique and powerful capabilities for high-level verification that are not available elsewhere in the industry.
"I am delighted that OKI IDS, one of Japan's leading design service companies is now offering services using the Catapult environment's High-Level Synthesis and Verification capabilities,” said Mo Movahed, General Manager for the Front-End Design Solutions Business Unit for Siemens EDA. “We look forward to working with OKI IDS to further enhance their customer satisfaction with HLS high-level design and verification services using Catapult."
Suggested Items
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
On the Line With… Talks With Cadence Expert on SI/PI for PCB Designers
05/02/2024 | I-Connect007In “PCB 3.0: A New Design Methodology—SI/PI for PCB Designers,” subject matter expert Brad Griffin, Cadence Design Systems, discusses how an intelligent system design methodology can move some signal and power integrity decision-making into the physical design space, offering real-time feedback.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.