Cadence AI-Based Virtuoso Studio Certified for Samsung Foundry PDKs for Mature and Advanced Nodes
June 28, 2023 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced that the AI-based Cadence® Virtuoso® Studio design tools and solutions have been certified by Samsung Foundry. Joint customers can confidently leverage Virtuoso Studio and Samsung’s mature and advanced node process design kits (PDKs) down to SF2 to advance next-generation analog, custom, RF and mixed-signal design.
Customers using Samsung PDKs will benefit from key Cadence product integrations, such as the integration between Virtuoso Studio and the Cadence Pegasus™ Verification System, enabling faster turnaround times and more predictable design cycle times with design rule checks (DRCs), layout versus schematic (LVS), hierarchical metal fill (HMF) insertion and design-for-manufacturing (DFM) signoff. Additionally, the Pegasus Verification Solution enables InDesign physical verification, delivering the broader expansion and inclusion of the Pegasus DRC and fill capabilities within the Virtuoso Studio Layout for 4X faster turnaround times.
The Cadence Voltus™-XFi Custom Power Integrity Solution, also integrated with Virtuoso Studio, is also now optimized and certified for Samsung Foundry’s advanced process technologies. This enables customers to confidently adopt state-of-the-art and future-ready custom IC design flow with Samsung Foundry PDKs. Furthermore, customers benefit from better power usage and improved design performance. The seamless integration of the Cadence Voltus-XFi power-grid-view (PGV) macro models into the Voltus IC Power Integrity Solution, alongside the Virtuoso Studio platform, enables full-chip power integrity signoff.
“Through our continued collaboration with Cadence, we are supporting mutual customers with the latest technologies to design and verify their next-generation hyperscale computing, mobile, automotive and AI offerings,” said Sei Seung Yoon, executive vice president and head of Foundry Design Enablement team at Samsung Electronics. “This collaboration between Cadence and Samsung provides customers with solutions to accelerate design closure on all of Samsung’s process technologies, including our most advanced SF3 and SF2 technologies.”
“Our ongoing engagement with Samsung enables customers to benefit from the most advanced semiconductor design, verification and manufacturing technologies required to create ICs that meet the demands for today’s emerging applications,” said Tom Beckley, senior vice president and general manager in the Custom & Package Group at Cadence. “With Samsung’s certification of the new AI-based Virtuoso Studio, customers can design new ICs with the high-performance benefits afforded by Samsung Foundry’s process technologies.”
Suggested Items
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
On the Line With… Talks With Cadence Expert on SI/PI for PCB Designers
05/02/2024 | I-Connect007In “PCB 3.0: A New Design Methodology—SI/PI for PCB Designers,” subject matter expert Brad Griffin, Cadence Design Systems, discusses how an intelligent system design methodology can move some signal and power integrity decision-making into the physical design space, offering real-time feedback.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.