Cadence Introduces Industry’s Leading-Performance, Silicon-Proven 22Gbps GDDR6 IP at TSMC N5
November 16, 2022 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced that Cadence IP for GDDR6 is silicon proven on TSMC’s N5 process technology, exceeding Cadence’s previous 16Gbps designs. Targeted for very high-bandwidth memory applications, including hyperscale computing, 5G communications, automotive and consumer, the GDDR6 IP consists of Cadence PHY and controller design IP and Verification IP (VIP). GDDR6 is particularly well suited for the memory interface in artificial intelligence/machine learning (AI/ML) chips, which are proliferating due to the growing number of AI inferencing applications. Customers can speed development and reduce risk when using Cadence and TSMC technologies to design these chips that connect to GDDR6 memory.
The Cadence IP for GDDR6 at TSMC N5 operating at 22Gbps offers more than 2X the data rate of other latest generation standards like DDR5 and LPDDR5 and is 37% faster than Cadence’s previous 16Gbps designs. An improved architecture allows up to 22Gbit/sec bandwidth per pin—704Gbit/sec per chip—across the full range of operating conditions, with low operational power and idle power as well as a low bit-error rate (BER) for higher reliability and greater bandwidth. The corresponding GDDR6 controller IP offers a variety of performance and reliability features derived from Cadence’s DDR controller designs.
“Cadence’s latest GDDR6 IP on TSMC’s N5 process technology has achieved a significant performance boost in silicon compared with Cadence’s previous solutions in TSMC N7, N6 and 12nm FinFET Compact (12FFC) processes,” said Dan Kochpatcharin, Head of Design Infrastructure Management Division at TSMC. “This result of our latest collaboration combining Cadence’s leading IP solutions with TSMC’s advanced process technology enables new chips in AI/ML, hyperscale, and other computationally intense applications.”
“Cadence is committed to expanding our IP portfolio to address our customers’ evolving design requirements. Customers can now capitalize on the higher bandwidth offered by the Cadence Design IP for GDDR6 on TSMC’s N5 process technology with the utmost confidence,” said Sanjive Agarwala, corporate vice president and general manager of the IP Group at Cadence. “The improved PHY and controller design IP for GDDR6 with DRAM data rates at 22Gbps in the TSMC N5 process is the fastest of the GDDR6 family of IP in advanced TSMC nodes.”
Suggested Items
Warm Windows and Streamlined Skin Patches – IDTechEx Explores Flexible and Printed Electronics
04/26/2024 | IDTechExFlexible and printed electronics can be integrated into cars and homes to create modern aesthetics that are beneficial and easy to use. From luminous car controls to food labels that communicate the quality of food, the uses of this technology are endless and can upgrade many areas of everyday life.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Koh Young Showcases Award-winning Inspection Solutions at SMTconnect with SmartRep in Hall 4A.225
04/25/2024 | Koh Young TechnologyKoh Young Technology, the industry leader in True 3D measurement-based inspection solutions, will showcase an array of award-winning inspection and measurement solutions at SMTconnect alongside its sales partner, SmartRep, in booth 4A.225 at NürnbergMesse from June 11-13, 2023. The following offers a glimpse into what Koh Young will present at the tradeshow:
Real Time with… IPC APEX EXPO 2024: Plasmatreat: Innovative Surface Preparation Solutions
04/25/2024 | Real Time with...IPC APEX EXPOIn this interview, Editor Nolan Johnson speaks with Hardev Grewal, CEO and president of Plasmatreat, a developer of atmospheric plasma solutions. Plasmatreat uses clean compressed air and electricity to create plasma, offering environmentally friendly methods for surface preparation. Their technology measures plasma density for process optimization and can remove organic micro-contamination. Nolan and Hardev also discuss REDOX-Tool, a new technology for removing metal oxides.
Nanotechnology Market to Surpass $53.51 Billion by 2031
04/25/2024 | PRNewswireSkyQuest projects that the nanotechnology market will attain a value of USD 53.51 billion by 2031, with a CAGR of 36.4% over the forecast period (2024-2031).